Abstract
Introduction Previous work [Maxwell 93] [Nigh 97
] has shown the importance of using different metrics to test integrated circuits. Production testing of digital ICs often applies two test sets. These test sets are derived using two different test metrics: single-stuck fault and transition fault for example. This paper addresses the question of how to choose the pairs of test metrics.
Each test pattern is a sequence of input combinations and we classified our defective chips according to their sensitivity to the sequence or timing in which these input combinations are applied. Those chips whose response to a test set depends on the sequence in which they are applied are called sequence dependent chips. If, in addition, the response depends on the speed of application, they are called sequence and timing dependent. The remaining chips are called timing independent combinational chips or TICs for short.
Figures 1, 2 and 3 show the classification for the three chips studied here.
Not too surprisingly, we found that the effectiveness of test metrics varies according to the defective class of the chip being tested. The single-stuck fault metric is very effective in detecting TIC chips but not as effective as the transition fault test metric for sequence-dependent chips.
In . LSI Logic and Philips manufactured 2,800 ELF18 chips, 9,000 ELF35 chips, and 5,500 Murphy chips for our experiment. ELF18 has 320,000 gates implementing six instances of a sequential core, ELF35 has 265,000 gates implementing forty-four instances of two sequential and four combinational cores, and Murphy has 25,000 gates implementing twenty instances of five different combinational cores. The sequential cores are full-scan. Supply voltages are 1.8 V for ELF18, 3.5 V for ELF35, and 5 V for Murphy. Since gross failures are generally easy to test, the ability of tests to detect the difficult failures is more important for achieving high quality levels [Franco 95] . We therefore started by taking the chips with gross failures out of our sample. We listed the tests we used for this in the appendix. We then tested all cores in every chip as thoroughly as possible (e.g. we applied I DDQ , structural and exhaustive tests in different test conditions [Ma 95] [McCluskey 04]). A chip fails a structural or exhaustive test if one of its outputs has an erroneous value and it fails an I DDQ test if it is above a certain current threshold (see the appendix for more details). We varied the test condition by varying the supply voltage and the timing of the test: for ELF18, we applied each test at two different supply voltages (1.8-V and 0.65-V) and three different timings (fastest, 20% slower and three times slower); for ELF35, we applied each test at two different supply voltages (3.5-V and 1.4-V) and three different test speeds (fastest, 20% slower and three times slower); and for Murphy, we applied each test at three different supply voltages (5-V, 2.5-V and 1.7-V) and four different timings (fastest, 20% slower, three times slower and thirty times slower). We compiled more information about the chips and their tests in the appendix.
In the chips without gross failures, 483 ELF18 cores, 205 ELF35 combinational cores, and 116 Murphy cores failed at least one of the applied tests. We study those 804 cores in our experiment.
2.2.
Defective Chip Classes When a test set is applied to a core, its failure trace is the list of patterns and observable points (flip-flops or outputs) that failed, if any. The failure trace of some of our defective cores depends on the sequence and the timing of the input combinations forming the patterns. We used this property to classify our defective cores into three defective chip classes.
• The defective cores whose failure trace is always the same whatever the sequence or the timing of the input combinations forming the patterns. We named those Timing Independent Combinational (TICs). Defects behaving like stuck-at or bridging faults can explain this behavior. We ran several single-stuck fault diagnosis tools to find which of the TICs behaved like single-stuck faults
• The defective cores whose failure trace depends on the sequence of the input combinations forming the patterns but not their timing. We named those Sequence Dependent Only (SD) and their behavior can be explained for example by a defect behaving like a stuck-open fault [Li 02 ].
• The defective cores whose failure trace depends on both the sequence and the timing of the input combinations forming the patterns. We named those Sequence and Timing Dependent (TD) and their behavior can be explained for example by a delay fault.
Timing dependent cores are all sequence dependent since their timing dependence implies that a transition occurs early or late and this transition is created by the sequence of input combinations forming the patterns.
We changed this sequence to change the sequence of logic values on the circuit nodes. For combinational cores each pattern contains only one input combination, so we can change the sequence of logic values on the circuit nodes by simply shuffling the patterns. For a full-scan core however, each pattern contains several input combinations because of the scan shift, so shuffling the patterns would not change the sequence of logic values on the circuit nodes because this sequence is determined by the scan shift. To solve this problem, we applied to our full-scan cores a launch on capture and a launch on shift test with the same expected values. Figure 4 shows how shifting in the same logic state than after the first clock cycle of the launch on capture test set changes the sequence of values on the circuit nodes without changing the expected values of the pattern. In addition to changing the sequence of the input combinations, we also changed their timing to do the classification and Figures 1, 2 and 3 show the results.
We found that a majority of defective cores were TICs but as technology evolved the sequence and timing dependent cores outnumbered them. A single-stuck fault occurs when a gate input or output has a fixed logic value, independently of the values of other signals. Figure 5 illustrates how single-stuck fault test sets detect single-stuck faults by setting the gate input or output at the opposite of its stuck value and by sensitizing this gate input or output to a flip-flop or a primary output. 
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We applied one or more test sets generated with these metrics to our 804 defective cores. The test conditions were all the same: room temperature, nominal voltage: 1.8-V for ELF18, 3.5-V for ELF35 and 5-V for Murphy, and rated speed: 20% slower than the fastest we could test good chips. 652 of our 804 defective cores fail at least one test set under those conditions (the 152 remaining defective cores are only detected at a faster timing). 594 out of those 652 The gate exhaustive and N-Detect test sets therefore did better than the single-stuck test sets only because they found more sequence dependent chips.
Sequence Dependent Coverage
To understand why N-Detect and gate exhaustive do so well with sequence dependent chips, we fault graded our test sets using different metrics and compared the results. Two metrics take into account the sequence of vectors: transition and TARO. We used these two metrics to fault grade our patterns, along with the single-stuck fault and bridging fault metrics which do not take the sequence of vectors into account. Tables 4, 5 and 6 show our results.
We found that N-Detect and gate exhaustive test sets have better sequence dependent coverage (ie transition fault or TARO coverage) than single-stuck fault test sets, which is consistent with our observation that they detect more sequence dependent cores. Figure 7 shows that the transition test coverage of single-stuck fault N-Detect patterns increases monotonically with N so the sequence dependent coverage increases with N although the singlestuck fault coverage stays the same. Furthermore, Tables 4, 5 and 6 show that N-Detect and gate exhaustive test sets have higher TARO coverage than the transition and single-stuck fault test sets. They cannot have higher transition coverage than the transition test set since this test set has been generated to have the highest possible transition coverage. Therefore, TARO seems to be a better metric than the other three to detect sequence dependent chips. Table 5 also shows that the gate exhaustive test set's high TARO coverage is not due to its longer length since it has higher TARO coverage than other test sets of similar length.
Test coverage is a different measure of test quality than fault coverage in that it ignores the untestable single-stuck and transition faults. Test sets therefore have higher test coverage than fault coverage. To know if our fault grading results would change by considering test coverage instead of fault coverage, we compiled the difference between those two measures in tables 4, 5 and 6. We found the difference between the two measures to be so small that our results would not change.
3.3.
Test sets ordering Test ordering is a fundamental issue in the design of test generation and test application flows. The order of test set generation and application varies widely in industry. Some engineers generate single-stuck fault patterns before generating transition fault patterns and apply those test sets in the same order. Others apply a small percentage of all the stuck-at patterns to detect as many defective chips as possible during wafer sort, and then apply the full test set during package test at several voltage and temperature corners.
Previous researchers [Butler 00 ] have studied the optimal test ordering of stuck-at and transition test sets along with functional and I DDQ test sets and they concluded that the functional test set should be placed early in the test flow to minimize the overall test time. Our experiment is different because our test chips do not have functional patterns.
Other researchers have studied how to use fault simulation to reduce test length. When ATPG tools generate a test set, they do not target all the faults at once. Instead, they select a subset of the faults, generate a few patterns targeting them, and then do fault simulation to eliminate the untargeted faults that were detected by the last patterns generated [Eichelberger 91]. Faults can be similarly eliminated when generating BIST patterns by doing fault simulation at every reseeding . In [Crouch 00] the authors go a step further by first generating a path delay test set and then generating a transition test set In addition, our results show that the proportion of sequence dependent is increasing and that the transition fault test sets are better suited at detecting them so this suggests that they should be applied before the additional stuck-at patterns so as to detect more defective chips earlier in the test flow.
Conclusion
The effectiveness of test metrics varies according to the defective class of the chip being tested. We found that single-stuck fault test sets detected all the TICs and that defective cores escaping thorough test sets like N-Detect or gate exhaustive are sequence dependent. Test engineers should take this into account when selecting test sets to apply because the choice of the second test set of a pair used for testing cannot be optimized without taking into account the nature of the first test set of the pair. 
